HDL Simulation & Hardware Verification
by The Linux Foundation ・ Updated 19 Mar19 Mar 2026Tools for simulating, verifying, and testing hardware description languages including Verilog and SystemVerilog, offering cycle-accurate simulation and formal verification.
Projects / Repositories:12
Contributors:15K
Avg. Health:Healthy (74)
Popularity
Past 365 days
Stars
Forks
Package downloads
All packages
Package downloads are not available for Maven packages.
833,109
25,237.9% (+829,821) vs. 3,288 last period
Data available from June 2025 onward
Package dependency
All packages
Dependent repositories
Total 167
1,570% (+157) vs. last period
Dependent packages
Total 20
300% (+15) vs. last period
Dependent Docker packages
Total 186
13.5% (-29) vs. last period
Data available from June 2025 onward