HDL Simulation & Hardware Verification
Tools for simulating, verifying, and testing hardware description languages including Verilog and SystemVerilog, offering cycle-accurate simulation and formal verification.
Projects / Repositories:12
Contributors:15K
Avg. Health:Healthy (74)
Contributors
Past 365 days
Contributors leaderboard
All activities
Organizations leaderboard
All activities
Active contributors
Active organizations
Contributor dependency
All activities
Organization dependency
All activities
Quarterly contributor retention
Geographical distribution
All activities